Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1. Check if you have included the physical views of the buffers/inverters (LEF view)
2. check if the functionality definition defined in .libs
3. Check for the log file, (Normally while loading the design, Encounter would specify the list of usable buffers/inverters). If not,it should give out...
Hi mit1986,
Assuming that the macro has been completed (routed) and need .libs for STA environment setup.
man do_extract_model in EDI environment, and it will list out the options / switches for generating the .libs from the PNR environment.
normally, .libs will be generated from the PT/ ETS...
mr_vasanth,
Test chips are normally be done for the verification of IP's on die, or checking for new technology or even it could be to check the behavior of the IP with the different technology on die.
All aspects of chip design is the same for test chips and production chips.
but can see...
Has the 2 blocks PNR completed? If yes, Has the ETM models generated by the PT/sign off tool? If done, then most of the information is available at the .lib's of your blocks and write out correct SDC at the top level by giving correct number for set_input_delay and so..
This would generated...
Start with the tutorial, Some one in your company might have atteneded the IC compiler workshop. Go over the book and try to familirise the flow first. all PNR tool would differ while implemention. Which ever tool you have been assigned, start with workshop of that tool first, get familiarized...
All entities of PD remains the same for the block level and chip level, except that you you will floorplan the design considering the package, (Wirebond or flip chip). Power planning, this time you will have to come up with the total power consumption by the chip and plan accordingly. just run...
select all the macros and then reportSelected will give u coordinates, orientation and other info. Grep for instance name and its location co ordinates.
As yada VLSI script does the work, and i recommend you gain expertise over the db commands of Encounter. It will help when the database is huge.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
