Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by locos

  1. locos

    Virtuoso: How to Cancel Mark Net Command

    Sorry my mistake hehehe... :D:D:D I'll try to look for an answer for you. But in the meantime, I hope some anaps can find an answer.
  2. locos

    Virtuoso: How to Cancel Mark Net Command

    The command should be: leHiUnmarkNet() Puro ka tanong ungas!!! Mag-conrtibute ka naman dito!!! :D:D:D
  3. locos

    Another Xlib: connection to ":0.0" refused by serv

    When I type in the terminal layoutPlus& I get the message below. Xlib: connection to ":0.0" refused by server Xlib: No protocol specified *WARNING* X Window Display Initialization failure *WARNING* (DISPLAY ":0.0") When I type setenv DISPLAY myIP:0.0 and then type layoutPlus& after I get the...
  4. locos

    Virtuoso Compactor Reference Manual

    I am not sure but I believe I have seen this manual in the Cadence Documentation folder. Have you checked your cdsdoc folder?
  5. locos

    What is the best resistor matching technique?

    Re: Resistor matching How about making 5 identical resistors and two of them should serve as dummy resistors on the sides.
  6. locos

    Questions on base resistors

    When I say base resistor, it means the resistor type that is made up of a strip of base diffusion. The one that has an n-tank connected usually to power. Why do we use this type of resistor? What advantages does it offer over poly resistors?
  7. locos

    Questions on base resistors

    1) Why is there a need to use base resistors? 2)What advantages does it offer against the use of other types of resistors such as poly resistor? 3)What are its disadvantages? Thanks!
  8. locos

    Problem with minimum density of a layer rule

    Re: Minimum density Rule In our company, we usually put dummy poly resistors and capacitors on areas that we possibly can. If verification of density check is done on block level, it should be ignored. Consideration of the density check should be done on the chip level. One reason why we have...
  9. locos

    whya always shields lines connected to VSS

    Most of the time we use shield lines to protect a signal line. Any unwanted noise that might affect our signal line will be easily be picked-up by the grounded shield lines being of low potential.
  10. locos

    Efficiency of Analog IC Designing

    In my company the 2nd one is the procedure we follow. In order for this to work, hire IC layout engineers that are IC layout engineers and not CAD operators.
  11. locos

    What is the best layout editor?

    I've heard there are open source layout editors downloadable for free. Are they any good? Can someone share their experiences on this?

Part and Inventory Search

Back
Top