Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by lizeer

  1. L

    What's your opinion on Primetime Px?

    Re: primetime px hi, already look at deepchip earlier but will like if somebody can give opinions about the performance of the tools or other low power design tools from different vendor..
  2. L

    What's your opinion on Primetime Px?

    hi, could anyone help me by give an input or review about primetime px? right now we are doing evaluation for this tools and will like to have some opinion from others..
  3. L

    set_clock_gating_check

    hi, How to decide what value shoud I put for set_clock_gating_check setup & hold time? Frequency for my design is 80Mhz
  4. L

    What should I consider when doing synthesis and timing analysis for design with latch

    Re: latch I am very new in asic design, can you explain how latch can effect timing analysis and dft? thank you..
  5. L

    What should I consider when doing synthesis and timing analysis for design with latch

    Re: latch If in my design have both latch and flip-flop, what should I do?
  6. L

    What should I consider when doing synthesis and timing analysis for design with latch

    hi, I'm using latch in my design. what should I consider when doing synthesis and timing analysis for my design?
  7. L

    Problem with post layout simulation

    post_layout simulation hi, I am doing post layout simulation and have a signal which it path through several combinational logic and lastly is a DFF. when the signal arrived at DFF at the value is changed from 1 to 0 about 1ns from the next clock cycle, value of Q for the next clock cycle...
  8. L

    dc_shell error: loop exceeded maximum iteration limit

    rtl code; parameter word_depth = 2048; task x_mem; integer n; begin for (n=0; n<word_depth; n=n+1) mem[n]=wordx; end endtask when I try to synthesis this code, dc_shell will give me this error: Error...
  9. L

    Synthesis Warning:same net is connected to more than one pin

    dc report there are same net is connected to more than one pin. will it introduce any problem?

Part and Inventory Search

Back
Top