Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by lihui002

  1. L

    DFT chains interconnection

    maybe you define too many parameter for the scan chain, and some of them are exclusive. such as the scan chain length and scan chain counter. you only can define one of them. if you define more than one test clock, when balance, you should care mix clock or not.
  2. L

    How to write a clock in testbench?

    Clock in testbench initial begin clk = 1'b0; #5 forever #10 clk = ~clk; end
  3. L

    help me to understand the equations

    Thanks tarkyss, now I understand your means.
  4. L

    help me to understand the equations

    I have run the simulation with code, through the simulation result, s[i] = a[i] ^ b[i] ^ c[i]; c[i+1] = (a[i]^M)(b[i]+c[i])+b[i]c[i]; should can get the correct result. but arithmetic in the book, the result is not right. Thanks you suggestion
  5. L

    How to build a start-up circuit for ring oscillator?

    Ring Oscillator you don'nt need use start-up circuit. At first, you will sure your oscillator loop is the positive feedback, and the gain of this loop >1(normally, it will > 2 each stage), and this oscillator will be OK. Added after 2 minutes: The circuit will balance at mid rail when in...
  6. L

    help me to understand the equations

    I think M=0 , a[i]+b[i]+c[i] M=1, a[i]-b[i]-c[i], so the c[i] not equal M.
  7. L

    help me to understand the equations

    but b^1 is ~b, not ~b+1. please explain more particular, thanks
  8. L

    ATPG in functional verification

    If you can dump the evcd file when simulation step use $dumpports in verilog, and you can read the evcd file into tmax, and tmax can report the function pattern coverage and you can write out in other format in tmax. For more detail, you can read the tmax manual.
  9. L

    are there any command can translate c shell script into tcl?

    Re: are there any command can translate c shell script into If the c shell is for the Design Compiler or PT etc. tools, you can use dc-transcript <c shell file> <tcl file name>. For the general c shell, I don't try it, maybe you can try it.
  10. L

    help me to understand the equations

    There are two equations for the adder or subtraction a book s[i]=a[i]^(b[i]^M)^c[i]; c[i+1]=(a[i]+c[i])(b[i]^M)+a[i]c[i]; when M = 0, it is an adder a[i[+b[i] when M = 1, it is a subtraction a[i]-b[i] ------------------------------------- I think when M = 1, d[i]=a[i]^b[i]^l[i], the b[i]...

Part and Inventory Search

Back
Top