Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
As for the picture in my attachment, you can see a resistor in series with the base of bipolar of a bandgap.
If there is no resistor here, the base current is from r5 and then that will increase the output reference voltage than its nominal value. To decrease this affect, the resistor is put...
Hello, All
I have a question about pull-down resistor and pull-down current. What is the difference between them when appiled to input pin?
I think both of them can pull down the pin to gnd when no signal is applied. And when power is off, the resistor can still pull down the pin, but what...
loop gain will weak some gain when we test the phase margin.
As far as a op-amp is concerned, its product of Gain and Bandwidth is
determined by the circuit.
I have a PLL and want to add the Lock_Detector block.
How to design the block?
If I use the D flip-flop, with the Fref to clk and Fout to D,
I could watch the output of it after a definited time.
But there is a question, because of the jitter, we have a
character named period jitter and that...
Thanks all of you.
1. I use the tools of cadence. Please tell me how to simulate the jitter with that.
If eye diagram, is the accuracy not satisfactory?
If FFT, please tell me how to carry with that.
2. I designed the VCO with ring osc. So is there some design skill to low the jitter
from...
Excuse me, how to simulate the jitter of a designed pll?
BTW, I use the cadence tools.
And how to decrease the jitter? Is there any optimizations?
Thanks a lot.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
