Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
verilog clock delay
You can think in circuits level. If only logic applied, you can not give 2X clock in gate level. So you can not use verilog code to give 2X clock out.
Delay methods is a simple way but un-robust way to give 2X clock. If you must please use simple PLL or DLL circuits.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
