Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for the information. I will research on the capabilities of each alternatives. I think GPU+CPU integration will reduce latency even more. I consider the power bus a general diagram. I need to find out the requirement.
I was thinking of making a card that has processor (like Xeon E3 processor) with high performance graphics got GPGPU in one PCIe card design. Is that possible? How can I start designing it? This is for deep learning purposes.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
