Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by lawfulgm

  1. L

    question about s-parameter de-embedding (picture included)

    I have s2p file measured from the above setup, and also have s4p file placed in the middle. I would like to de-embed s4p file from s2p file using matlab so that I can have s-parameter data of 'DUT' does anyone know how to do this? Thanks,
  2. L

    [SOLVED] question about spread spectrum with PLL

    Hi all I have a question about spread spectrum and its use with PLL synthesizer Let's say I have a clock source that is generating 100 MHz clock with 5000 ppm down spread with 33 kHz frequency modulation profile. Thus, the minimum and maximum frequency from this source is 99.5 MHz and 100 MHz...
  3. L

    question about stability (phase margin and etc)

    Okay... the figure enclosed here shows that real part of -1 is encircled (Nyquist criterion) and hence it is unstable. but still the pulse response doesn't show any oscillation/unstable behavior... Does anyone know why?
  4. L

    question about stability (phase margin and etc)

    Thanks for detailed analysis and answer! but have two questions regarding your comments Q1: just by looking at the phase response, how could you tell whether the step response may potentially have a ringing or not? Q2: RHP zeros will create 90' phase lag. Then stability analysis using Bode...
  5. L

    question about stability (phase margin and etc)

    Hi all, I have some question regarding the stability of a feedback system. First figure shows closed loop AC frequency response (green), and feedback loop gain (purple), and feedback phase response (red). From the first figure, at 710.97 Mhz, the loop phase response is 180' shifted from the...
  6. L

    inductive peaking and delay

    Hi All, I was simulating shunt-peaking amplifier and comparing this with a normal amplifier w/o inductor. From the theory, inductive peaking increases bandwidth by serially charging the parasitic capacitance, which is direct trade b/w signal delay and the bandwidth. However, when I simulate...
  7. L

    Output impedance measurement in amplifier

    Here is a schematic - - - Updated - - - Thanks a lot to FvM, LvM, and KlausST ! To KlausST : I want to measure open-loop output impedance measurement. My amplifier will never be used in feedback configuration.
  8. L

    Output impedance measurement in amplifier

    Hi all, I am a bit confused about this output impedance measurement. When we measure the output impedance, we short the input to ground and apply AC source to the output. Supposed I want to measure simple NMOS input amplifier with PMOS load followed by a shunt-feedback amplifier's output...
  9. L

    difference between rising time and falling time in pulse response of transmission line

    great replies. Thanks a lot guys! After several simulations with all your feedback I think I finally found out the answer: like some of you mentioned, rising edge was not hitting to its final value. output pulse started getting collapsed before it hits its steady-state, hence the output pulse...
  10. L

    difference between rising time and falling time in pulse response of transmission line

    Thanks a lot for your inputs. To FvM: This output pulse, however, is result from symmetrical ideal pulse with rising and falling time of 5 ps. Then the question is, if it is happened due to the dispersion, why do we have asymmetrical behavior between rising and falling edge? rising edge should...
  11. L

    difference between rising time and falling time in pulse response of transmission line

    Hi all, in high-speed serial link design, we usually see more # of post-cursor ISI than pre-cursor ISI. The attachment is output pulse response of s-parameter channel I have. input is an ideal pulse with bit rate of 25 Gbps. As shown in the attachment, we see that slope of rising edge is...
  12. L

    why PMIC is fabricated in old CMOS technology?

    I'm just curious why most of current PMIC (power management IC) are fabricated in old CMOS technology. For example, Qualcomm is still using 0.18 um CMOS for their new PMIC. what is the advantage of using old CMOS technology besides the cost?
  13. L

    question about resolution of ADC

    Hi fellows I've got a quick question regarding the resolution of ADC When people are talking about resolution of ADC (Ex: 8-bit ADC), is this 8-bit is directly related to the number of comparators? If so, what determines the resolution of sigma-delta ADC? Sigma-Delta ADC has a feedback in...
  14. L

    How to calculate input referred noise of lossy integrator?

    SunnySkyguy// I don't know what you are talking about. It DOES NOT have positive feedback, and lossy integrator is used to to implement a first-order low-pass filter. It is just a fully-diff amp. FvM// Yes, I know the amplifier noise parameter (spot noise) and gain. Could you give me any...
  15. L

    How to calculate input referred noise of lossy integrator?

    Inserted picture is the lossy-integrator in my circuit. To precisely run Simulink, I would like to calculate input referred noise for this lossy integrator, but I just don't know how to calculate. Can anyone help me to calculate the input referred noise please?

Part and Inventory Search

Back
Top