Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thanks for reading the question.
I want simulating the Monte-Carlo simulation in TSMC process(65nm).
But i want just mismatch factor(inner die or inner wafer variation) in the simulation, but don't want include the process skew - such as TT/SS/FF.
When i look at the model parameter, it has...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
