Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by kunal1514

  1. K

    X and Z Propagation in Design

    I think we are missing one more reason for the (X) propagation in designs, which is (SET-UP) and (HOLD) violation. I was reading an article which mentions cause of (X) propagation while doing (GLS - Gate Level Simulation) is timing violations. ---------- Post added at 14:27 ---------- Previous...
  2. K

    Digital Circuit For 3-Bit Verilog Counter

    Hi All, What will be a digital circuit for a 3-Bit Verilog Counter. always @(posedge clk) begin if (reset == 1'b1) out <= 3'b000; else out <= out+1'b1; end
  3. K

    4 - Bit Comparator using 2 - Bit Comparator

    Hi All, How can we design 4 - Bit Comparator using 2 - Bit Comparator I will be thankful, If somebody can provide Digital Circuit Diagram
  4. K

    Asynchronous and Active Low Reset

    Hi All, Can anybody tell Why RESET is Active Low and Asynchronous.
  5. K

    4 Bit Adder From 2 Bit Adder

    Hi All, Can any body help me in designing a 4-Bit Adder using 2-Bit Adder. Thanks
  6. K

    X and Z Propagation in Design

    Suppose in waveform I am seeing X and Z propagating for a particular signal. What should be my approach towards debugging for the X and Z propagation. ---------- Post added at 17:13 ---------- Previous post was at 17:12 ---------- means X or Z propagation
  7. K

    X and Z Propagation in Design

    Hi All, Can any body explain at What conditions X and Z propagates in design.
  8. K

    Interview Questions: 2 Always Block

    What would be the value of B when A is 1 at (posedge of clk) always @ (posedge clk) b = a; always @ (posedge clk) b <= a;
  9. K

    How to add an element in the middle of Queue in System Verilog

    Hi All, I have to add a element in the middle of queue How to add an element in the middle of Queue in System Verilog
  10. K

    Best Place For Monitors in System Verilog (Interface or Drivers)

    Hi All, Can any body tell me Which is the best place to keep monitors in System Verilog Environment, Interfaces or Driver And Why ?
  11. K

    How to design 1 to 8 multiplier

    Hi all, How to design 1 to 8 multiplier
  12. K

    $rise and $fell in assertions

    Hi All, I have question. If there is a transition from z --> 1, 0 --> 1, x --> 1, z --> 0, 1 --> 0, x --> 0 What all the transitions will "$rise" and "$fell" will detect.
  13. K

    Limitation of ODD parity generator "circuit is attached

    odd parity generator Hi All, This is ODD Parity Generator. Can any body tell me what's the limitation of this circuit. Regards
  14. K

    Circuit for Clock Divide by 5 and 50 % duty cycle

    divide by 5 Hi, All can any body give me circuit.........for clock divide by 5 and 50% duty cycle. Regards
  15. K

    D-flip flop whose inverted output is connected to input

    output no conected It will produce a clock half of the input clock. Edge will depend on the initial input you will give to the input "D", 0 or 1
See more

Part and Inventory Search

Back
Top