Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by KUMARGAURAV

  1. K

    Asynchronous FIFO with AHB interface logic

    I need the logic only. I know how to write the code.
  2. K

    Asynchronous FIFO with AHB interface logic

    Hi, Can anyone help me with the logic and code for integrating a FIFO whose output is 8 bits to a standard AHB interface logic. Thanks
  3. K

    asynchronous FIFO design

    Hi Sir, I already have gone through the code given in the second link but I am not able to understand the quadrant selectors logic, status latch logic, full out logic and empty out logic and how synchronizers and comparators are implemented. It will be greatly helpful to me if you elaborate...
  4. K

    asynchronous FIFO design

    Hi thanks, but could you please explain the synchronizers implemented and the address logic. //'EqualAddresses' logic: assign EqualAddresses = (pNextWordToWrite == pNextWordToRead); //'Quadrant selectors' logic: assign Set_Status = (pNextWordToWrite[ADDRESS_WIDTH-2] ~^...
  5. K

    asynchronous FIFO design

    Hi, can anyone help me with the synthesizable verilog code for Asynchronous FIFO? regards

Part and Inventory Search

Back
Top