Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi all
My psynopt is failing....I am getting the following Error PSYN-450. I looked into the solvnet which says "You get this error because the placement utilization is extremely high. The utilization reported here may be different than the utilization reported in other parts of the tool due to...
Re: Timing is clean yet data tran violation is there
Thank you very much for the answer . One more query regarding clock tran violation.....do we always need to fix clock tran violation and if we not then what will be its impact on the design ??
Hi
My timing is clean for my block but I still have data transition violation.Is it okay to say my design is closed or I need to fix all data tran violation?
Thanx for the reply
One more thing, regarding floorplan....what is the funda of using nand equivalent for estimation of size of the cell for estimating the shape and size of my floorplan ??
Hi everyone
Lets say I have a netlist consisting of 200k gates and I have to estimate die area and floorplan and deliver the DEF to placement team. How do I go about it ?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
