Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I designed 16-Multiplier in structural level. I didn't give any clock to the multiplier. I am getting the correct output. but when i synthesized in rtl compiler in timing report it is showing unconstraint. And can u please clarify how to prove my multiplier is faster than other?
Thanks in advance
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
