Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Thank you so much for your penning design suggestion, I will give a go and feedback about it here.
But still I don't think this style is alleged 'standard FSM style', cause what I learnt in school lectures is to include all state-shifting-conditions into the FSM, the most significant difference...
As a newbie in this industry, im now very eager to learn about proficient skills of signal sequence building.
As I was checking about those codes inherented in the database, I find those styles are so different from what I've learnt in the universities.
I wonder if there's any book or well-known...
Hi there,
I'm a student and now writting a .sp file(for SPICE simulation) to test the delays of a trisbuffer cell in the cell library designed by myself. Now Im confused by what is the proper way to measure the delays for its 'Enable' signal. Cause for each other cells, I normally just write...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
