Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
i have built a majority circuit in cadence virtuoso which is basically implementing AB+BC+CA function of 3 variables A,B,C.
can anyone let me know if there are any provisions to calculate the below parameters using the cadence virtuoso IC610 tool?
parasitic capacitance of each node...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
