Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: verilog operator
Verilog 2001 introduced two new operator that are of interest to designers.
* <<< : Shift left, to be used on signed data type
* >>> : shift right, to be used on signed data type
* ** : exponential power operator.
Re: Difference between Divide by n counter and clock divider
can u give me how u connected 3 d flipflops for divide by 8 counter?
is it synchronous or asynchronous..?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
