Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi everyone,
Do you know what is the average salary for experienced (more than 7 years) IC design engineer in Austria?
I am interrested in net (after taxes) and gross salaries per month.
Thank you in advance
Hi everyone,
Do you know what is the average salary for experienced (more than 7 years) IC design engineer in Austria?
I am interrested in net (after taxes) and gross salaries per month.
Thank you in advance
Hi,
I am designing switch capacitor blocks (integrator, filer, amplifier) and need a help.
Since SC circuits are time-varying ones, it is not possible to use direct small signal AC analisys in hspice to plot/analize frequency response.
Theoretically I know there are different methods which...
hspice ideal op amp
Hi,
I am trying to model ideal opamp in unity gain configuration (voltage follower).
I used VCVS with max/min voltages.
Hspice simulation of this circuit runs out with non-convergence error (saying timestep is too small).
Can enyone help me to force this simulation run...
Hi Bob,
Your idea of developing digital radio seems interresting. I am interrested in this project and also I know some experienced people who has been working on board level RF circuitry design/development of radios. Please provide me with more details of you plans and expectations if you...
Hello,
I have modelled a system (in Mathlab/simulink environment) based on QAM- CCK (complementary code keying) modulation. As you know CCK provides 11MBs data rate for wireless communication systems using QPSK modulation.
I had an idea and tried it in Mathlab/simulink environment. I thought...
Hello,
I have modelled a system (in Mathlab/simulink environment) based on QAM- CCK (complementary code keying) modulation. As you know CCK provides 11MBs data rate for wireless communication systems using QPSK modulation.
I had an idea and tried it in Mathlab/simulink environment. I thought...
Re: RF IC layout
Hi TVincent and Nschutten,
Just want to add. I think on chip matching is not necessarily to keep equal to standardized 50 Ohms impedance. The most important thing to is to keep matching even it takes place at other absolute values of impedances. What do you think?
shielding of signals
Hi,
Based on my experience it is not necessarily to shield a net via VDD/GND wires. Sometimes you can shield a net with another net wire which helps functionally to strengthen the state of the original net with better noise immunity. F.e. imagine you have 2 inverters...
low cost analog projects
Hi,
We have a small group of analog/mixed IC design engineers with 3-10 years of industry experience, worked at international well know companies.
We are seeking analog/mixed IC design projects in a different areas, which can be developed at low cost and high quality...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
