Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
hello all,
I am having a problem in layout design in tanner EDA. In my schematic design body terminal of all nmos are connected to their source terminal so in the layout design i have to isolated them and for the isolation i need deep n-well or p-well but there is no such layer in L-EDIT of...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
