Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Re: asic designing
hi,
ASIC design is divided into two parts. Front-end and back-end.
Front-end comprises of
a) Design -entry which can be HDL(Verilog or VHDL) or schematic.If schematic generate a netlist of it and append to your final netlist.
b) Then you synthesize the design from RTL to...
Hi,
After synthesis you do scan insertion and then generate your ATPG test vectors. Then you take the netlist to backend P&R, then you do post-layout timing analysis and physical verification. You have to do formal verification after every stage to make sure the netlist has the same...
learn tcl
I am looking to make a career in EDA business and I appreciate and thank all the information provided by all of you about Perl and tcl/tk scripting.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
