Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I am trying to perform stability analysis on an LDO circuit, everything was great and the results were close to expectations when I was using ideal VDD and GND.
When I added VDD bond-wire (L and R) and also GND bond-wire, the results became very weird: the DC gain has significantly dropped...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.