Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by kenlino

  1. kenlino

    increase this oscillator amplitude ???

    you can reduce the res R121 and R214 to let down bias point of Q1, set Q1 on less Quiescent Current point,you will get larger amplitude for your OSC. simultaneously, increase cap C111 to maintain (R121||R214)*C111 constant!
  2. kenlino

    regarding offset error......

    can you suggest some source about "offset digital cancellation"? thanks!
  3. kenlino

    Problem with output voltage of integrator (Spectre)

    Re: integrator Did you use cadence's idle “opAmp”? what is you input signal?and how long the integrated time? I think you can reduce you input signal or integrated time, orther way,you can clamp the idle "opAmp" output swing (eg:0~5V). Best regards!
  4. kenlino

    How to reduce the VDS drop across M6 in this circuit?

    biasing problem If you want to reduce the VDS drop across M6,you can reduce the bias "vbp",this way M6 source drop,then the VDS of M6 drop.
  5. kenlino

    Is noise included in transient simulation done in Cadence?

    Re: noise in transient what is the option? can you tell us? THKS!
  6. kenlino

    i can't determine this MOS operating region.

    I see,you have not enough voltage swing.then in the instance you just let it work in the weak inversion region,as I know there would be no problem in the application.
  7. kenlino

    i can't determine this MOS operating region.

    So your transistor M1 works in weak inversion region,don't care! But I would recommend you to scale down the transistor M1 and M2. Made the transistor size large,did you mean that you care about the noise?
  8. kenlino

    Why use N+ diffusion resistor as ESD protection?

    diffusion resistor I agree the point lianggu said. poly resistor is more easy to be demolished by the ESD thermal. We know a ESD device must protect itself from ESD current first,and then it can protects others more.By the way,N-well resistor welcomed in ESD.
  9. kenlino

    i can't determine this MOS operating region.

    I also agree that your transistor just working in the weak inversion region,maybe the dimension was too large.then 20uA current Ids is. By the way, you say that the ckt is just a simple current mirror,whether 20uA just mirrored the Iref current?
  10. kenlino

    ADC double integration ramp

    double ramp adc schematics -patent You can refer to the datasheet such as ICL7106,TC7106.Easily found by google. By the way,in the market,Integrating ADCs are almost based on HV Process,Why?If there any application restricted?
  11. kenlino

    Help me design a unity gain buffer

    unity gain buffer you can refer to
  12. kenlino

    problem running LVS in Cadence

    check your assure tool version, is it too old?
  13. kenlino

    TSMC 0.35um Process noise

    * process : 0.35um mixed mode Hi, does anyone have used TSMC 0.35um MIXED MODE Process? It seems the noise is large while comparing with other 0.35um MIXED MODE Process.
  14. kenlino

    What does the TT,SS,FF,FS,SF mean?

    what does sf mean? FAST MOS : Smaller Vth SLOW MOS : larger Vth

Part and Inventory Search

Back
Top