Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
My verilog code is synthesizable in Vivado tool but not synthesizing in genus.
When I run syn_generic command, the code is partitioned into many pieces and a superthreading server is started. It runs for a while and finally aborts with a segmentation fault.
Can anybody help me figure out where...
My verilog code is synthesizable in Vivado tool but not synthesizing in genus.
When I run syn_generic command, the code is partitioned into many pieces and a superthreading server is started. It runs for a while and finally aborts with a segmentation fault.
Can anybody help me figure out where...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
