Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
FvM could you explain these two circuits a little further? I googled both, and did not turn up anything useful for an s bridge rectifier.
And, to the best of my knowledge, an antiparallel connection for FETs would be the Drain of Q1 connected to the Source of Q2 and vise versa. Is this...
What if we did away with the power requirement, and shorten the bandwidth to 20 kHz. Any suggestions?
For example, using a relaxtion oscillator with a pot in the feedback. Then feeding this signal into an amplifier?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
