Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by kashfiisrar

  1. K

    Increasing Yield of a chip.

    Thanks alifalif and chiranjeevinaidu for your answers. Still " using multi cut vias to increse yield " is not clear to me ....can you please explain this a bit in detail. thanks in advance Kashfi Israr
  2. K

    scripting language and layout

    Thansk George_p, teddy and jeevan that was quite helpfull ... regards, Kashfi Israr
  3. K

    triple well and deep n well

    Triple n-well processes deep nwell. The structure has three wells : 1.pwell(p-substrate) 2.nwell 3.pwell inside deep nwell. Regards, Kashfi Israr
  4. K

    Increasing Yield of a chip.

    Hi, Can someone pen down few points for increasing yield of a chip. Thanks, Kashfi Israr
  5. K

    scripting language and layout

    can any1 please explain in detail what are the prospects of scripting language....will it do any gud if 1 learn PERL being a layout engineer.
See more

Part and Inventory Search

Back
Top