Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi..what is meant for offset in timing diagram..
offset is used to send input data with delay with respected to clock..is this correct..if correct means what is the use of send data with delay
hi..in a strip line analysis ..while taking different thickness dielectric dielectric material..what is the formula for calculating delay in that stripeline
hi..i want to analysis simple rectifier under signal integrity...where i get the .brd file for rectifier for signal integrity analysis.i am using cadence 16.5.please give information for improving my carrier..
hi.. i am beginner for signal integrity..what are the various type of method used in signal integrity analysis..like termination method,source synchronous bus method......
Hi I am using cadence allegro pcb si 16.5 for signal integrity analysis.while using that we need .brd file for doing process..but i am not have a .brd file..example board in cadence is not enough for my project..while downloading .brd file from internet it shows file corrupted...so can you give...
Re: what is the circuit for reducing power consumption
actually i am using termination resister for minimizing signal reflection in pcb tracks.while using that method because of adding additional element power consumption will be increased.. how to minimize power consumption in that type of circuit
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
