Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am new to PLL design and so I am looking for some guidelines both in
design and layout mostly related to 90nm process.
Any suggestions on
current density estimation
metal density estimation
decoupling capacitor estimation for Analog VCC and Digital VCC...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
