Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by kafka

  1. K

    problems Binding verilog ports defined as struct

    Re: verilog struct Anybody dolved that problem? I've got the similar one.
  2. K

    ncsdfc: *E,SDFIRE syntax error ":"

    Recently I cannot compile one of sdf files. It appears the problem is ':' char like in the code below: (CELL (CELLTYPE "MOAI22M2SA") (INSTANCE iu\[0\].iu.dec_misc_op_2727_5:sub_1733_47_16.proc3_773) I think its naming problem connected with synthesis and elaboration. I use some...
  3. K

    Companies which offer online free sample ordering

    free sample of to do list Can U tell me haw can I get samples from FTDI??
See more

Part and Inventory Search

Back
Top