Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jy

  1. J

    Waffle structure effective W/L

    How do calculate waffle structure effective W/L? Thanks
  2. J

    Put trim pads onto scribe lane

    I want to put trim pads onto scribe lane in my project, what need I consider? layout, ESD and other. Thanks.
  3. J

    2.4 ghz cmos bluetooth transciever schematic design

    schematic cmos Which is BT version 1.1 or 2.0 ? BT 2.0 is QPSK architecture. Most bluetooth 1.0 is low IF and GMSK architecture, the IF frequency is 1MHz. And PLL is sigma delta because it is frequency hopping, short locking time.
  4. J

    GSM and DECT receiver sensitivity and SNR

    gsm receiver sensitivity What are relation of sensitivity, BER and SNR in GSM and DECT system? For example, in GSM receiver sensitivity is -99dBm, BER is 0.001 and C/I is 9dB, why C/I is 9dB? What can prove that 9dB C/I ratio is enough for this system spec. ? Thank you.
  5. J

    What are the best LPE tools ?

    Re: The best LPE tools ? Assura can extract inductance and mutual inductance. calibre only RC extract. I think Assura for RF design, Calibra for mixmode design.
  6. J

    Testing Newest Cadence Tools in updated Fedora Core 1

    Can ASSURA3.0 work on Fedora????????? If it can work, please tell me how to setup. Thx.
  7. J

    REDHAT 9.0 work with EDA tools

    I install IC50, LDV41, debussy 5.2 and synopsys 2002.05 in RH7.2, and copy the dirs to RH 8.0 can run. But I update RH8.0 to Fedora, have some errors. In run IC50 has below massage: Incorrectly built binary which accesses errno or h_errno directly. Needs to be fixed. synopsys too. Debussy...
  8. J

    Does IC50 Cadence support Verilog-XL?

    IC 5.0 is analog and RF simualtor. If you want run mix-signal simulation, need to install LDV4.1 or LDV5.0.
  9. J

    Problem about Cadence IC5.0 in Redhat8.0

    Bindkey soulation 1. cd to (your install IC50 dir) /tools.lnx86/dfII 2. make dir local 3. copy (your install IC50 dir)/tools.lnx86/dfII/sample/local/cdsinit to (your install IC50 dir)/tools.lnx86/dfII/local/.cdsinit
  10. J

    Help me with installing Cadence 5

    I have IC5.0 and LDV3.4. I want run mix-signal (spectre-verilog). I get the license error message below: Verilog/spectre Mixed-Signal Interface 2.0 You could not obtain mixed-signal license 32140. Please check license setup. Error! ERROR (LM -2): encryption code in license file...
  11. J

    How about measure IQ phase different in RF.

    I want to measure mixer input IQ phase,but IQ frequency too high. Do you have new method can measure phase different. Thanks.
  12. J

    looking for the formal verification tool - verplex

    What platform has Verplex? Which easy to use Verplex or Formality?
  13. J

    What tools are necessary for Synopsys Analog/Digital Design?

    Saber support mix-signal simulation. Who has runed the tools? Would you share the experience?
  14. J

    Numerical recipes in C in a pdf

    Sikorskiy: Would you share it?
  15. J

    How to install synopsys 2001.08 license in RH7.3?

    synopsys license setup jiang: Thank you !

Part and Inventory Search

Back
Top