Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
MOst of time, you want to keep PMOS load in saturation to achieve high gain and reasonable input offset. If they are not, double check the gain and input offset.
Use a comparator to compare V(WL)(+) against Vth(-) . If V(WL)>Vth, the comparator output is high. That turns on a switch to pass 2V. If not, turns off the switch and ground the switch output.
Most of time, it is ok. But, just watch out not to have too much systematic offset. This video, https://youtu.be/0muVEGz5wZE
, shows what happens if you do not follow that. The trick is to increase the first stage gain to mitigate the issue. If the gain of the differential input stage is high...
Can not tell you if this is shunt-shunt or not. Just want to point out one important message in that page of textbook.
Before putting any miller cap C, the output pole is at 1/(R2*C2). After adding a miller cap C across the drain and source of that mos, it looks like a 1/gm mos diode. So, the...
AZ amp usually involves two amplifiers. While one is driving, the other is correcting. A cap is used to stored the offset information. Take a closer look at your AZ amp. Pretty sure you can convert AZ amp into a linear amp.
Usually ok. Just want out for the average power of the transistor when it is on. That is (Vds*Ids). Every package has a power limit. Make sure it is within that limit. SOA curve is another thing to watch for. That is tied to various time duration.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
