Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
I'm designing a oscillator for an ultra low power/voltage application, and I have some problems to define the maximum phase noise that is necessary to avoid the ADC(sigma-delta) resolution degradation. The intention is to design a 16KHz oscillator, that will be used with a 14 bits ADC...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
