Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
no feasible entries for infix operator - vhdl
thanks it seems that my clk was a vector..
now i've got other errors :P
it keeps on comming
i'll first check them out
Added after 16 minutes:
ok i filterd some errors out.. but still
it will nog compile..
i think that the warnings are not...
vhdl code for elevator
thanks that really helpt alot..
but still it doens't work :cry:
now the error is
No feasible entries for subprogram "rising_edge"
process(clk, reset)
begin
if rising_edge(clk) then
if (reset = '1') then
move_up <= '0';
move_down <=...
no feasible entries for infix operator +.
hi,
i have some problems with my vhdl program i have to make for school..
there are some errors that i can't get rit of..
mayby someone here kan help me with this..
most text is in dutch.. but i'll hope you understand..
if not ask :)
these are the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
