Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
This is Pll netlist. But output of cpout is wrong. please find what wrong is.
***full***
.lib 'c:\pll\hl18g-s3.5s.lib' tt_tn
.OPTION node post list
.global vdd gnd
.op
vdd vdd gnd 1.8v
vref fref gnd pulse(0 1.8v 0u 1p 1p 32n 64n)
.ic V(cpout)=0v
******************PFD*****************...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
