Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
ldo compensation
Hi friends,
How create a zero to compensate the pole from amplifier and power MOS,the zero from ESR of Cout always vary with ESR, so i want to use another fixed zero to compenste.
Thank you!
Hi friends:
The bandgap reference based on two-stage amplifier always start up with overshoot about 0.2V,but the loop phase margin is enough,i dont know why?
thanks a lot!
Hi friends:
Now i am designing LDO buffer stage.I used a rail-to-rail amplifier with unity-gain feedback configuration. Then i have some problems:
1.Because the rail-to-rail amplifier i used is unity-gain feedback configuration,so it must be stable,so how to compensate it to be stable...
Hi,friends:
when i simulate negetive psrr of the bandgap reference based on amplifier feedback, it's dc value is zero,I cant understand why!please help me,thank you!
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
