Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
nmos rds value
Hello,everyone,
can you tell me how to caculate the Rds of the MOS component which was biased on weak invertion? what,s the Value of the Rds? Thankyou
thank you pfd001, I designed one amplifier in which the bandwidth of the cmfb isn't as large as that of differential opamp, simulate it in sc circuit and the differential results (outp-outn)is very good,in other words it settles very well.but only see the single end outp or outn, it seems that...
hi all,
should the bandwidth of amplifier's common-mode feedback loop be as large as
the amplifier's differential bandwidth? if not,are there any negative effect in the sc circuit? does it affect the amplifier's settling time or the system's THD?
hi you guys,
I have designed a pierce oscillator at 460.8KHz, and simulated its phase noise,but I don't know how to convert the phase noise to jitter,because I am not sure the frequence which I used to integrate the phase noise,can anyone tell me how to make sure the frequence when you convert...
I don't like Tsmc,they seems irresponsible for their client!
Added after 2 minutes:
XFAB is good
Added after 21 seconds:
I don't like Tsmc,they seems irresponsible for their client!
Thank you! I tried to increase/decrease the bias current of the active device ,so the gm chaged ,but the negative resistor changed little,almost the same as before.
I think that maybe my method to test the negative resistor is wrong, can someone tell me how to test the vco's negative resistor.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
