Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I stumbled over the iteration problem with Questasim 6.5. Then I implemented a module to closely study the simulator bahaviour - I still have no clue what the problem could be.
The test module describes two circuits that communicate via two signals, enCalc and calcCpl.
Due to the cross coupling...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
