Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I understand what you are saying. If I could solve the issue by still using spi I'd prefer it though, but I will look in to RS485.
I was considering a buffer on each I/O to drive the lines harder. Speed is slow-ish at 1mbit max.
I need to send SPI data from a PIC to a digital pot in an industrial setting where there is all kinds of noise. The cables, up to 25ft long, also have to be routed close to a bank of switching PSU's.
I'm looking for recommendations on line drivers that will provide a pretty stout solution. Any...
The above issue is solved.
I still have an analog dimming issue. I'm using a digital pot to create a potential divider that provides 0 - 1.667V into the analog adjust pin of each of the 5 drivers. They are paralleled together. The issue is that as I ENABLE more drivers, there seems to be a...
Hi,
I am controlling 5x LM3409's from a pic. The ENABLE pin of each device is connected to the PIC directly, which also has a 510R resistor and LED connected to ground. This means that when that driver is enabled, the LED lights as an indicator and the ENABLE pin is energized. There are a few...
I'm concerned about heat in that fet. The ambient temperature is going to be up to 60 deg C. There isn't enough space in the enclosure for a heat sink so the only thing I have is a copper plain.
Pulled that concern directly from the datasheet. I agree with you - I've never made much effort to decrease this trace size, in fact I've always made it large to enable much better cooling of the fet.
C1 and C2 are the input caps, D1 is the catch diode, R3 is the sense resistor.. This area is decently tight. Where things get interesting is the R3 via to M1 drain vias plain on the bottom layer (in blue.) The total net length from R3 pad to M1 pad is 0.853". Sure, I can tweak it down 0.050" -...
I can keep the rsense, i/p caps, catch diode all very close together but then that creates 2 issues. 1: the rsense to drain trace has to go under the ground plain where those components connect and 2: this increases the size of the plain for the catch diode, fet source and inductor input.
I...
I'm creating a basic ~90W DC/DC converter using the LM3904HV driver. Input is 48v to 60V, output is 29v to 31V @ 2.8A MAX.
Regarding placement of the sense resistor, trace length to the FET gate and Drain, and vias within the sensing net: The resister is as close to the driver as practical...
Greetings!
I have been tasked to design a 36W to 40W AC/DC LED driver (about 25.6V @ 1.4A output with a little overhead.) The design needs to have a PFC front end, unfortunately I've only ever worked with DC/DC converters and have never designed an AC front end other than simple tx, rectifier...
Wanted to bring this back to life. I never did fix my power supply and still need a transformer for it. The tx I have is a single primary, dual secondary, but I cant find an exact replacement, just a dual primary, dual secondary.
I assume I connect the 115V primaries in parallel? Obviously the...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
