Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I thought about that too. If we assume A or B fully turn on before the other one does, my thought process is this (I don't know if it's correct).
If A turns on first, then the source of A is pulled up to Vdd and the intrinsic capacitance of A is fully charged. When B turns on later, Vout and...
On the image below, if Vout is initially Vdd and A and B are 0, will the gate delay and slew be less if A switches to 1 before B, or vice versa?
I believe the answer is B before A, because if A turns on before B, then the source of A will be pulled up to Vdd, and then pulled down when B opens...
Thanks, that's how I was imagining it when looking at waveforms. So high input slew translates to higher propagation delay and output slew.
A related question to that: does a high drive strength inverter improve the slew? That is, if the input slew is high, will a strong inverter yield a lower...
This in kind of a basic question, but I haven't been able to find an explanation as to WHY this happens. I am pretty sure higher input slews will add delay to an inverter, but I’m not sure about the inverter’s output slew.
What is the physics going on there? Where on the input slew does the...
Do low VT cells offer a higher drive strength than cells with higher VTs, all other parameters being equal? I want to say they do, even if it's a small gain, but I do not see a physical reason.
I got some clarification yesterday regarding this. Adding shielded segments to a wire at a constant potential (in many cases, the shields are tied to ground) does indeed increase signal slew rate and power. However, the trade off is usually favorable to the good noise immunity shields provide...
My question is related to SoC design and routing, specifically clock nets, which are major candidates for shielded wires. The frequencies my projects tended to operate on was between 300 and 800 MHz, not terribly fast.
"Slowing down" is a bad term. What I mean is will the rise and fall slew...
The shielding metal is normally connected to GND. Doesn't this form a capacitor against the signal metal, thus slowing down the signal? I understand the shield's effectiveness of reducing noise from neighboring signals, but doesn't the grounded shield also slow down signal changes?
Also...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
