Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Probably i'm asking the wrong question.....
I intend to run the xilinx tcl commands from project creation to bitstream creation automation. But the script is being invoked from an exe file. When the script gets invoked, it's evaluated in a Tcl regular shell causing all the xilinx tcl commands to...
I'm running a program that invokes a tcl file. I'm trying to execute the xilinx tcl commands from that tcl script.
In the tcl script, i only have the following code.
source $env(XILINX)/bin/xilinx-init.tcl
But i received the following error when the script gets invoked:
error reading package...
Hi,
I'm trying to synthesize my code which is a hardware wrapper between two other VHDL source codes but I keep getting the following warning:
Input /Output<input/output_name> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to...
vhdl wrapper
Hi,
I'm trying to write a vhdl wrapper to communicate with a Nallatech FPGA motherboard.The board has 2 FPGAs. One to control the PCI interface to the PC(PCI FPGA) and the other is solely for user applications(User FPGA).
The VHDL wrapper i'm trying to implement resides in the...
Hi,
Thanks for your reply.. Could you explain more?
My final goal is to implement a smith-waterman algorithm on the board. But currently, i'm having problems with the PCI communication with the host PC. I cant get support from Nallatech because the support period has expired.
Have you...
Hi,
I'm trying to test an old FPGA board from Nallatech(BenNuey-PCI-4E) for communication. It's PCI connected and has no switches/buttons on board.
I would like to try a simple program(maybe a simple comb. logic) where i'll key in input values and sends it to the FPGA to be processed and then...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.