Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by jishnuv3396

  1. J

    Tessent AC jtag

    Any tutorial regarding tessent tool AC jtag generation using boundary scan ,I’m able to generate 1149.1 with tessent
  2. J

    Cadence synthesis

    I need to synthesize the inverter chain having 10-not gates and find its delay ,While using cadence synthesis the tool optimize the chain to a single wire,is any option to do don't_touch the chain,please help me
  3. J

    Cadence innovus tool

    How can be proceed with place and route from the innovus tool, what are the procedure for genearting a general view file also how to select .lef file
See more

Part and Inventory Search

Back
Top