Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jinxkid

  1. J

    Current mirror topology

    I think the reason for using hvt devices in mirrors is used to reduce the the leakage ( gate leakage) .... correct me if am wrong
  2. J

    Clock distribution network design help

    I haven;t designed one personally but HTREE is a set of inverters with equal delay connected in a H shape tree which provides clocks to circuit with minimal or theoritiacally 0 skew . I don wanna send any complex papers since u are new to this concept . https://en.wikipedia.org/wiki/H_tree ... i...
  3. J

    Clock distribution network design help

    If i have understood it right , you can go for a H tree clock distribution network .
  4. J

    [SOLVED] Error amplifier bandwidth in LDO

    Yes, as fahmy pointed out you need a high BW for better transient response. At the same time , you should not compromise on your gain as a good gain improved tracking the feedback better . For a a test try giving a current pulse from min to max with a very steep rise/fall time and see your droop...

Part and Inventory Search

Back
Top