Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jinjin0412

  1. J

    negative DB gain --- in the stb virtuoso simulation

    Your bias maybe not right。
  2. J

    Difference between Poly cap and transistor used as a cap?

    Re: Difference between Poly cap and transistor used as a cap Poly-poly cap is almost constant with zero voltage coefficient, MOS cap is nonlinear with voltage coefficient and saving a layer mask of poly2(this is usually important), good designers can always use MOS caps
  3. J

    Confusion relating to the PSRR of LDO

    Re: PSRR of LDO? ‘Shield the error amplifier from the power supply’ does not mean to make EA output stable against GND, but against VIN, so your 2 questions which look incompatible is exactly the same.
  4. J

    Prevent Spikes in Capacitor

    Connect a capacitor large enough between GND & probe 2 may scale down the spike to some extent.

Part and Inventory Search

Back
Top