Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
The clock divider code is as follows
[/CODE]library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;
entity c1 is
port ( CLKin: in std_logic;
reset: in std_logic;
CLKout: out std_logic);
end c1;
architecture arch of c1 is...
i want to giv a frequency of 1Hz from 50 MHZ. can u please giv the code. if the input clock 0f 50 MHz is given as clk1 and output of 1 Hz is denoted as clk2, which clock is used in main program
- - - Updated - - -
i didnt connect to the kit. I think the clock frequency can be changed by clock...
I am using vhdl coding for a sequential circuit. The implementation will be done using spartan 3EXc3s500E. If we use the clock frequency of the fpga kit, we cant view the pattern change during each cycle, since the clock frequency of the kit is 50 MHz. So how can we view the output at each clock...
totally it generates 16 number of 8 bit vectors. So it cannot be done it spartan 3E as it does not contain the enough number of input pins. can u suggest another option plz.
the pattern is generated as follows (example only)
chain1 [11110000 11111000------]
chain2 [11000000 11100000-----]
chain3 [11100000 11100000---]
chain4 [10101110 11101110-----]
here each vector in a chian are of 8 bts.
i didn't get
NET chain1[0][0] LOC "p23"--first bit of first vector
NET...
The main entity is as follows
library ieee;
use ieee.std_logic_1164.all;
Package my_pack1 is
type arr1 is array(0 to 15) of std_logic_vector(0 to 7);
type arr2 is array(0 to 31) of std_logic_vector(0 to 7);
end package;
library...
in the main program i have some output variables which are declared as array.
ex: chain1, chain2:out array
Each bvariable stores 7 bits.ie: chain[0] to chain [7] and similarly for chain2.
If we use std_logic_vector , in ucf file we can write it as
NET "chain<0>" LOC "p23"
NET "chain<1>" LOC...
how to write the ucf for clock signal if there are 2 clock signals for spartan 3E fpga kit. the pin number of one clock is p122. How can the other clock signal can be included. plz reply
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
