Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hello.
I'm in a study phase of a thesis covering development of a formal verification IP, whereas I only have experience within Simulation based verification since before. I have read a book by Foster/Krolnik/Lacey on "Assertion based design", which covers Formal verification but more on a...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
