Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by jebanesh

  1. J

    fingering transister..

    k 2fingers transister 1. 4 finger 2. 2 finger i need to matching those 2 finger transisters in interdigitaization method? can u xplain?
  2. J

    fingering transister..

    no drc & lvs errors i am asking this method is correct r not? ---------- Post added at 10:09 ---------- Previous post was at 10:07 ---------- what kind of drc errors ? can u explain to me?
  3. J

    fingering transister..

    what i am done know... i observed from schematic i need to matching fingering transistor... dont mind it W & L the transister having 4 fingers i need 2 * 2 fingers so i just select the transister and press q and changed into 2 finguers .. then again i copied 2 finger transister (means...
  4. J

    finerging transister matching?

    what i am done know... i observed from schematic i need to matching fingering transistor... dont mind it W & L the transister having 4 fingers i need 2 * 2 fingers so i just select the transister and press q and changed into 2 finguers .. then again i copied 2 finger transister (means...
  5. J

    about fingering transister?

    i am working tsmc 90nm cadence in layout hw to split 4fingers into 2* 2 fingers(2fing,2fing)? plz answer me
  6. J

    i need to short drain and source ? can i directly short drain & source in analog lay

    i need to short drain and source ? can i directly short drain & source in analog lay any one? tell me the answers
See more

Part and Inventory Search

Back
Top