Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jcv65

  1. J

    Time Constraining design to interface with an ADC, design uses three cloks: AXI_CLK,

    I am working on a project that interfaces an AD7626 Evaluation board to a Xilinx ARTIX FPGA (the FPGA is in a NEXYS VIDEO board from Digilent). I am having problems meeting the timing requirements of my design. I am working in the Vivado Webpack development environment. My design is built...

Part and Inventory Search

Back
Top