Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Recent content by jazz

  1. J

    synopsis ATPG help!!!!!QQ

    Hi, gnomix!!!!!!!!!!!11 Tks very very very very very.....................MUCH to you! It can works now! tks you!!!!!!!!!!!!!!!!!!!!!!!!!!1^^ but what flow do you follow to do the test_compiler???? jazz
  2. J

    synopsis ATPG help!!!!!QQ

    HI, gnomix: Tks very much for your suggestion, I will try it! Appreciate very much1 ^^ BTW, what the complex flow you folow for the test_compiler? jazz
  3. J

    synopsis ATPG help!!!!!QQ

    and I have the atpg cobflicts show that........ report_test -atpg_conflicts Warning: Design 'test' has '4' unresolved references. For more detailed information, use the "link" command. (UID-341) **************************************** Report : test -atpg_conflicts Design : test...
  4. J

    synopsis ATPG help!!!!!QQ

    and the reference manual of DC says that, the bidirectional cell or tristate may cause the low fault coverage or may be fail to gen the test patterns........ jazz
  5. J

    synopsis ATPG help!!!!!QQ

    Hi, gnomix , tks for your reply, ...... ya, there are some design rule viloation" in my design, but the scan _chanin is insert successful for the syncronous clock, and when I replace the bidirection port cell to the output cell, the tools can gen the test_pattern successfuly, .........so, i...
  6. J

    synopsis ATPG help!!!!!QQ

    Any one can help me!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!!i appreciate very much!!!!!!!!!!! ============================================ when I run the DC to gen the test pattern in my design, tools shows the fault coverage is zero..........following is my cmd and message... 1. )...
  7. J

    Where can I download free USB 1.0 IP?(verilog is better )

    yes, the opencore has many Ip core for reference, but can they work fine?
  8. J

    EDALIB - big spice models library

    OK, but, how about the level of the spice model? level_1~ level_3? Generally, the most accuracy of models for individule Fab are level_49 or above ( considering the VLSI design). Does anyone know what is the level support for EDALIB? jazz
  9. J

    EDALIB - big spice models library

    The "EDALIB" sound good, but it is seems a new tools! How about the accury and and level of the models? Can those models support Hspice to simulate?

Part and Inventory Search

Back
Top