Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
1.As previously mentioned, the block level static timing analysis is done using DC.
2.The chip-level static timing can be performed using the STA (Primetime).
3.Primetime is the Synopsys stand-alone sign-off quality static timing analysis tool that is capable of performing extremely fast static...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
