Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Design a black box whose input clock and output relationship as shown in attachment.
I think I know how do do it using HDL...
In Verilog: Output = repeat (2) @ (posedge clk) clk
Can some one please tell me how to design this using logic gates and FF's.
Thanks
Jayanth
Yeah u can place the ILA at the hierarchy you want...and the trigger is used to capture the events that happen once there is an event on the trigger input you have selected... there are some signals that you can't view with the ChipScope analyser...but these are shown as errors at compile...
You need to have the Jtag connected to the board at all times to debug...cuz the chipscope cummunicates through this cable... I am not aware of any other alternatives...:cry:
Does you board also have a Jtag interface??? I am assuming that your smart media card has enough space to accomdate even...
Select the core type you wanna generate using ChipScope core generator...I did choose ILA... then this core along with your design goes into the FPGA using ChipScope core inserter... Then you can view the waveforms on the ChipScope logic analyser....
Select a input signal as trigger...
verilog primitives
No, as of now the only tool I have access to is Xilinx ISE 8.1. What other tools are you looking at??? I think it should work even on Xilinx ISE cuz I have pulled up the example code from Xilinx web resources...
This information can be found here: **broken link removed**...
verilog primitive
Hi All,
Below is the example code I am trying to Synthesize in Xilinx ISE 8.1:
///////////////Example code to declare a UDP and use it in a module////////////////////////
`timescale 1ns / 1ps
module top(DataA, DataB, Control, mux);
input DataA;
input DataB...
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
