Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Can anyone help me to clarify the following verilog question?
Question 1:
always @(clk) begin
a = 0;
a <= 1;
$display(a);
end
I think the above verilog code will always display a= 0 all the time, am i correct?
Or will it display a= 0 at current clock cycle, and it will display a = 1 at next...
Hi! I have confusion about blocking and nonblocking assignment in the Verilog,
can anyone answer the following question for me?
A = 1;
B = 0;
C <= A;
B = C;
#5 D = B;
#5 D = C;
A <= D;
I am not sure the code above is valid, but if it is valid, what's the value of A,B,C,D at different time...
Hi!
I have question on how voltage, process, and temperature will affect setup and hold time violation, can anyone explain to me?
What's the worst case ? what's the best case?
Thank you.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
