Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Recent content by janarthanan

  1. J

    Looking for synthesizable VHDL /Verilog code for a simple adpll

    Re: code for adpll actually its my final year project. my project title is adpll design and jitter analysis. for jittter measurement and jitter reduction, i need a synthesizable adpll code. adpll is to be used for clock generation and clock multiplication.
  2. J

    Looking for synthesizable VHDL /Verilog code for a simple adpll

    Re: code for adpll i tried it. but i dont know whether it is working or not. the output is not seems to be working becoz there is no indication of output being locked
  3. J

    Looking for synthesizable VHDL /Verilog code for a simple adpll

    can anyone provide me synthesizable vhdl /verilog code for a simple adpll. adpll comprises of pfd, up/down counter loop filter and divide by n dco. if u have any other architecture its fine, please help me its urgent
  4. J

    Basic Verilog syntax question

    Re: Verilog COde Problem the main difference between the two statements(assuming no syntax error): both will evaluate the LHS expression, but in case of a) the expression within the always will be evaluated with respect to sensitivity list. b) the expression is...
  5. J

    Looking for synthesizable VHDL /Verilog code for a simple adpll

    i need vhdl/verilog code for adpll. Adpll may have any architecture, kindly help me thanks in advance
  6. J

    interconnect delay minimization

    hi to all, color=brown][/color]interconnect delay minimization using pll, how it is feasible, if so, then send me some related ieee papers, and also tell me would it be possible to complete this project in 6 months.
  7. J

    vlsi for wireless comm..

    hi once again guys, Could you suggest me a good book (or send me some pdf ) for vlsi implementation in wireless comm
  8. J

    final year project in asics

    final year project using asic hi guys, Regarding final year project., I want to do implementation in asic. I need to select a domain first and then a application from it. I am interested in the following domains: 1.networking 2.communication 3.dsp (optional) So please tell me...
  9. J

    Summer course in VLSI/ASIC

    hi guys, Is there any vlsi/asic based training or course this summer vacation. I so please kindly tell me. Thank you in advance.
  10. J

    where 2 start digital ASIC

    Both are the right to start, what i feel and i did is to start with "Asic Design" by SMITH .D because this book will you fully (full concepts) which other book can't. Added after 1 minutes: Both are the right to start, what i feel and i did is to start with "Asic Design" by SMITH .D...
  11. J

    Help me with wallace tree multiplication coding issue

    coding wallace tree Can any one solve my problem! while coding for simple n*n wallace tree multiplication, i am using a 3:2 compressor. now to portmap the full adder using 3 inputs the instance are declared at the same time. If i do like this, i thing the carry of the first and further...
See more

Part and Inventory Search

Back
Top